This book describes novel methods for network-on-chip (NoC) design, using source-synchronous high-speed resonant clocks. The authors discuss NoCs from the bottom up, providing circuit level details, before providing architectural simulations. As a result, readers will get a complete picture of how a NoC can be designed and optimized. Using the methods described in this book, readers are enabled to design NoCs that are 5X better than existing approaches in terms of latency and throughput and can also sustain a significantly greater amount of traffic.
How to download book
Buy this book
You can buy this book now only for $100.09. This is the lowest price for this book.
Download book free
If you want to download this book for free, please register, approve your account and get one book for free.
After that you may download book «Source-Synchronous Networks-On-Chip»: